XCR3256XL-12TQ144C

XCR3256XL-12TQ144C FPGAs Overview

Description

The CoolRunner XPLA3 (eXtended Programmable Logic Array) family of CPLDs is targeted for low power systems that include portable, handheld, and power sensitive applications. Each member of the CoolRunner XPLA3 family includes Fast Zero Power (FZP) design technology that combines low power and high speed. With this design technique, the CoolRunner XPLA3 family offers true pin-to-pin speeds of 5.0 ns, while simultaneously delivering power that is less than 56 μW at standby without the need for "turbo bits" or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any other CPLD. CoolRunner devices are the only TotalCMOS PLDs, as they use both a CMOS process technology and the patented full CMOS FZP design technique. The FZP design technique combines fast nonvolatile memory cells with ultra-low power SRAM shadow memory to deliver the industry’s lowest power 3.3V CPLD family.

The CoolRunner XPLA3 family employs a full PLA structure for logic allocation within a function block. The PLA provides maximum flexibility and logic density, with superior pin locking capability, while maintaining deterministic timing.

CoolRunner XPLA3 CPLDs are supported by Xilinx® WebPACK™ software and industry standard CAE tools (Mentor, Cadence/OrCAD, Exemplar Logic, Synopsys, Viewlogic, and Synplicity), using HDL editors with ABEL, VHDL, and Verilog, and/or schematic capture design entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on multiple personal computer (PC), Sun, and HP platforms. 

The CoolRunner XPLA3 family features also include the industry-standard, IEEE 1149.1, JTAG interface through which boundary-scan testing, In-System Programming (ISP), and reprogramming of the device can occur. The CoolRunner XPLA3 CPLD is electrically reprogrammable using industry standard device programmers. 

Features

• Fast Zero Power (FZP) design technique provides ultra-low power and very high speed
  - Typical Standby Current of 17 to 18 μA at 25°C
• Innovative CoolRunner™ XPLA3 architecture combines high speed with extreme flexibility
• Based on industry's first TotalCMOS PLD — both CMOS design and process technologies
• Advanced 0.35μ five layer metal EEPROM process
  - 1,000 erase/program cycles guaranteed
  - 20 years data retention guaranteed
• 3V, In-System Programmable (ISP) using JTAG IEEE 1149.1 interface
  - Full Boundary-Scan Test (IEEE 1149.1)
  - Fast programming times
• Support for complex asynchronous clocking
  - 16 product term clocks and four local control term clocks per function block
  - Four global clocks and one universal control term clock per device
• Excellent pin retention during design changes

• Available in commercial grade and extended voltage(2.7V to 3.6V) industrial grade
• 5V tolerant I/O pins
• Input register setup time of 2.5 ns
• Single pass logic expandable to 48 product terms
• High-speed pin-to-pin delays of 5.0 ns
• Slew rate control per output
• 100% routable
• Security bit prevents unauthorized access
• Supports hot-plugging capability
• Design entry/verification using Xilinx or industry standard CAE tools
• Innovative Control Term structure provides:
  - Asynchronous macrocell clocking
  - Asynchronous macrocell register preset/reset
  - Clock enable control per macrocell
• Four output enable controls per function block
• Foldback NAND for synthesis optimization
• Universal 3-state which facilitates "bed of nails" testing
• Available in Chip-scale BGA, Fineline BGA, and QFP packages. Pb-free available for most package types. 

The Xilinx Programmable logic array series XCR3256XL-12TQ144C is 256 Macrocell CPLD, View Substitutes & Alternatives along with datasheets, stock, pricing from Authorized Distributors at bitfoic.com, and you can also search for other FPGAs products.

Features

• Low power 3.3V 256 macrocell CPLD
• 7.0 ns pin-to-pin logic delays
• System frequencies up to 154 MHz
• 256 macrocells with 6,000 usable gates
• Available in small footprint packages
  • 144-pin TQFP (120 user I/O pins)
  • 208-pin PQFP (164 user I/O)
  • 256-ball FBGA (164 user I/O)
  • 280-ball CS BGA (164 user I/O)
• Optimized for 3.3V systems
  • Ultra low power operation
  • Typical Standby Current of 18 μA at 25° C
  • 5V tolerant I/O pins with 3.3V core supply
  • Advanced 0.35 micron five layer metal EEPROM process
  • Fast Zero Power (FZP) CMOS design technology
  • 3.3V PCI electrical specification compatible outputs (no internal clamp diode on any input or I/O)
• Advanced system features
  • In-system programming
  • Input registers
  • Predictable timing model
  • Up to 23 clocks available per function block
  • Excellent pin retention during design changes
  • Full IEEE Standard 1149.1 boundary-scan (JTAG)
  • Four global clocks
  • Eight product term control terms per function block
• Fast ISP programming times
• Port Enable pin for additional I/O
• 2.7V to 3.6V supply voltage at industrial grade voltage range
• Programmable slew rate control per output
• Security bit prevents unauthorized access
• Refer to the CoolRunner XPLA3 family data sheet (DS012) for architecture description