Manufacturer | Xilinx® |
Series | XC9500 |
Manufacturer | Xilinx® |
Numberof I/ O | 34 |
Numberof Gates | 800 |
Package / Case | 44-TQFP |
Product Status | Obsolete |
Programmable Type | In System Programmable (min 10K program/erase cycles) |
Numberof Macrocells | 36 |
Delay Timetpd(1) Max | 15 ns |
Operating Temperature | 0°C ~ 70°C (TA) |
Voltage Supply- Internal | 4.75V ~ 5.25V |
Integrated Circuits (ICs) | Embedded - CPLDs (Complex Programmable Logic Devices) |
Numberof Logic Elements/ Blocks | 2 |
Description:
The XC9536-15VQG44C is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. It is comprised of two 36V18 Function Blocks, providing 800 usable gates with propagation delays of 5 ns. See Figure2 for the architecture overview.
Features:
· 5ns pin-to-pin logic delays on all pins
· foNT to 100 MHz
·36 macrocells with 800 usable gates
· Up to 34 user I/O pins
· 5Vin-system programmable(ISP)
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and temperature range
· Enhanced pin-locking architecture
· Flexible 36V18 Function Block
- 90product terms drive any or all of 18 macrocells within Function Block
- Global and product term clocks, output enables, set and reset signals
· Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support Programmable power reduction mode in each macrocell
· Slew rate control on individual outputs· User programmable ground pin capability
· Extended pattern security features for design protection
· High-drive 24mA outputs
· 3.3 V or 5 V I/O capability
· Advanced CMOS 5V FastFLASH technology Supports parallel programming of more than one XC9500 concurrently
· Available in 44-pin PLCC,44-pin VQFP, and 48-pin CSP packages
36 macrocells with 800 usable gates
Available in small footprint package
44-pin VQFP (34 user I/O pins)
Optimized for high-performance 2.5V systems
Low power operation
Multi-voltage operation
Advanced system features
In-system programmable
Superior pin-locking and routability with Fast CONNECT II switch matrix
Extra wide 54-input Function Blocks
Up to 90 product-terms per macrocell with individual product-term allocation
Local clock inversion with three global and one product-term clocks
Individual output enable per output pin
Input hysteresis on all user and boundary-scan pin inputs
Bus-hold circuitry on all user pin inputs
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
20 year data retention
ESD protection exceeding 2,000V
Pin-compatible with 3.3V-core XC9536XL device in the 44-pin VQFP package